

Tuesday, May 1

8:00 - 8:30 AM – Check In

8:30 - 8:45 AM – Opening Remarks

- John Wood & Robert Hoover, Teradyne

8:45 - 9:15 AM - Keynote

- Matt Morgan, Navy

9:15 - 9:45 AM – Product Portfolio

- Dan Walsh, Teradyne

9:45 - 10:00 AM – Break

10:00 - 12:00 PM – Digital Test

- Virtual Probe Sequencing
Greg Gossett, Artisan Electronics
- Virtual Application Technology
Enables Secure Operation of Legacy
L200 Autoconverter Software
Dr. Christopher Heagney & Lance Walker, Navy
- Functional Test with FPGA and
Microcontroller
Sid Fluher, Alliance Support Partners & Robert
Trahan, Navy
- A Large Channel Count Digital IO
Instrument for Backplane Testing
Jack Collins, Teradyne

12:00 - 1:00 PM – Lunch

1:00 - 3:00 PM – Workshop/Tutorial

- HSSub TPS/subTPS Development
Bobby Doyle, Teradyne
- M9-Series to Di-Series Migration Tutorial
Tarra Marchetti & Teresa Lopes, Teradyne

3:00 - 3:15 PM – Break

3:15 - 5:15 PM – Workshop/Tutorial

6:00 - 9:00 PM – Networking Dinner

Tuscan Kitchen
Burlington, MA

Wednesday, May 2

8:45 - 9:45 AM – Keynote

- 5G, Millimeter Wave Radios and ATE
Brian Wadell, Teradyne

9:45 - 10:00 AM – Break

10:00 - 12:00 PM – HSSub, Tools & VERTA

- TPS DEVELOPMENT for
IEEE1394/AS5643/MIL FIREWIRE Capable
Component
Steve Kelly, DECA & Marek Zajac, Teradyne
- Software Tools to Accelerate HSSub Test
Development
Michael Fluet, Teradyne
- User Interfaces for Testing Avionics
Databus
Ken Bisson, AIT
- Challenges with Fiber Optic Test Systems
& How VERTA Can Help
Alycia McGoldrick, Teradyne

12:00 - 1:00 PM – Lunch

1:00 - 2:30 PM – Analog & System
Integration

- Understanding and Application of DSO
Triggering
Charlie Bishop & Mike Cavallini, Teradyne
- Challenges of Replacing Legacy Analog
Instrumentation
Yonet Eracar & Thomas Jacobs, Teradyne
- Optimizing Regression Testing of Software
for RTCASS
Chris Sparr & Robert A. Fox, Navy

2:30 - 2:45 PM – Break

2:45 - 3:45 PM – Engineering Update

3:45 - 5:00 – Poster Session

TERADYNE
TIM 2018