

UPCOMING WEB SEMINAR

Avoiding Damage to Low-Voltage CMOS Devices During In-Circuit Test

When: Wednesday, July 26, 2006 at 9:00 AM and 3:00 PM (EST).

Join Teradyne's staff scientist, Anthony Suto, as he describes practical ICT and pin electronics technologies needed to avoid over-voltage stress, a condition that can cause significant damage to the gate oxide of a low-voltage IC through a mechanism called Time Dependent Dielectric Breakdown (TDDDB). This 30-minute seminar is for assembly test engineers who must accurately evaluate assembled PCB functionality without risking the ultralow-voltage logic devices aboard.

Register today at <https://teradyne-atd-events.webex.com>

=====

eTeraView – Is a newsletter written for Teradyne's assembly test and inspection customers. You are currently subscribed to receive eTeraView based on your profile with Teradyne. You are welcome to share this email with your colleagues and invite them to subscribe. Please send direct inquiries to dianne.mckenzie@teradyne.com.

To **Subscribe** to eTeraView, click here:

http://www.teradyne.com/atd/contact/contactInfo/sign_newsletter.html

To **Unsubscribe** to eTeraView, click here:

http://65.214.35.25/asbs/servlet/SS?F=1456501&R=!*RecipID;*!&K=!*recip_key;*!&C=!*CampaignID;*!

To **change your e-mail address**, click here:

http://www.teradyne.com/atd/contact/contactInfo/email_change.html

eTeraView is published by Teradyne, Inc., Assembly Test Division, Marketing Communications, 600 Riverpark Drive, North Reading, Massachusetts, 01864. All rights reserved.

<http://www.teradyne.com/atd>

eTeraView is also available on Teradyne's web site for future reference. Access our newsletters at:

<http://www.teradyne.com/atd/news/newsEvents/newsletter/>

Note: Due to formatting criteria in various email systems it is possible that some of the web links may not work. If this occurs copy and paste the complete link into your web browser addresses.